跳转到主要内容

参考文献

  1. Alliant Computer Systems Corp, 1987. Alliant FX/Series: Product Summary（Alliant FX 系列：产品概要）. Mass, Acton (June).
  2. Asanovic, K., 1998. Vector microprocessors（向量微处理器）. Ph.D. thesis, Computer Science Division, University of California at Berkeley (May).
  3. Bailey, D.H., Barszcz, E., Barton, J.T., Browning, D.S., Carter, R.L., Dagum, L., Fatoohi, R.A., Frederickson, P.O., Lasinski, T.A., Schreiber, R.S., Simon, H.D., Venkatakrishnan, V., Weeratunga, S.K., 1991. The NAS parallel benchmarks（NAS 并行基准测试）. Int’l. J. Supercomputing Applications 5, 63–73.
  4. Banerjee, U., 1979. Speedup of ordinary programs（普通程序的加速）. Ph.D. thesis, Department of Computer Science, University of Illinois at Urbana-Champaign (October).
  5. Baskett, F., Keller, T.W., 1977. An Evaluation of the Cray-1 Processor（Cray-1 处理器评估）. In: Kuck, D.J., Lawrie, D.H., Sameh, A.H. (Eds.), High Speed Computer and Algorithm Organization. Academic Press, San Diego, pp. 71–84.
  6. Brandt, M., Brooks, J., Cahir, M., Hewitt, T., Lopez-Pineda, E., Sandness, D., 2000. The Benchmarker’s Guide for Cray SV1 Systems（Cray SV1 系统基准测试指南）. Cray Inc., Seattle, Wash.
  7. Bucher, I.Y., 1983. The computational speed of supercomputers（超级计算机的计算速度）. In: Proc. ACM SIGMETRICS Conf. on Measurement and Modeling of Computer Systems, August 29–31, 1983, Minneapolis, Minn, pp. 151–165.
  8. Callahan, D., Dongarra, J., Levine, D., 1988. Vectorizing compilers: A test suite and results（向量化编译器：测试套件与结果）. In: Supercomputing ’88: Proceedings of the 1988 ACM/IEEE Conference on Supercomputing, November 12–17, pp. 98–105. Orlando, FL.
  9. Chen, S., 1983. Large-scale and high-speed multiprocessor system for scientific applications（面向科学应用的大规模高速多处理器系统）. In: Hwang, K. (Ed.), Superprocessors: Design and applications. Proc. NATO Advanced Research Workshop on High-Speed Computing, June 20–22, 1983, Julich, Kernforschungsanlage, Federal Republic of Germany, IEEE (August), 1984.
  1. Dongarra, J.J., 1986. A survey of high performance processors（高性能处理器综述）. COMPCON, IEEE 8–11 (March).
  2. Dunnigan, T.H., Vetter, J.S., White III, J.B., Worley, P.H., 2005. Performance evaluation of the Cray X1 distributed shared-memory architecture（Cray X1 分布式共享存储体系结构的性能评估）. IEEE Micro 25 (1 (January–February)), 30–40.
  3. Fazio, D., 1987. It’s really much more fun building a supercomputer than it is simply inventing one（真正造出一台超级计算机，比仅仅发明它有趣得多）. COMPCON, IEEE 102–105 (February).
  4. Flynn, M.J., 1966. Very high-speed computing systems（超高速计算系统）. In: Proc. IEEE 54:12 (December), pp. 1901–1909.
  5. Hintz, R.G., Tate, D.P., 1972. Control data STAR-100 processor design（Control Data STAR-100 处理器设计）. COMPCON, IEEE 1–4 (September).
  6. Jordan, K.E., 1987. Performance comparison of large-scale scientific processors: Scalar mainframes, mainframes with vector facilities, and supercomputers（大型科学计算处理器的性能比较：标量大型机、配备向量部件的大型机与超级计算机）. Computer 20 (3 (March)), 10–23.
  7. Kitagawa, K., Tagaya, S., Hagihara, Y., Kanoh, Y., 2003. A hardware overview of SX-6 and SX-7 supercomputer（SX-6 与 SX-7 超级计算机硬件概述）. NEC Research & Development J 44 (1 (January)), 2–7.
  8. Kuck, D., Budnik, P.P., Chen, S.-C., Lawrie, D.H., Towle, R.A., Strebendt, R.E., Davis Jr., E.W., Han, J., Kraska, P.W., Muraoka, Y., 1974. Measurements of parallelism in ordinary FORTRAN programs（普通 FORTRAN 程序并行性的测量）. Computer 7 (1 (January)), 37–46.
  9. Lincoln, N.R., 1982. Technology and design trade offs in the creation of a modern supercomputer（构建现代超级计算机时的技术与设计权衡）. IEEE Trans. on Computers 363–376. C-31:5 (May).
  10. Lubeck, O., Moore, J., Mendez, R., 1985. A benchmark comparison of three supercomputers: Fujitsu VP-200, Hitachi S810/20, and Cray X-MP/2（三种超级计算机的基准测试比较：Fujitsu VP-200、Hitachi S810/20 与 Cray X-MP/2）. Computer 18 (1 (January)), 10–29.
  11. Luszczek, P., Dongarra, J.J., Koester, D., Rabenseifner, R., Lucas, B., Kepner, J., McCalpin, J., Bailey, D., Takahashi, D., 2005. Introduction to the HPC challenge benchmark suite（HPC Challenge 基准测试套件简介）. Lawrence Berkeley National Laboratory, Paper LBNL-57493 (April 25). 原书链接.
  12. Miranker, G.S., Rubenstein, J., Sanguinetti, J., 1988. Squeezing a Cray-class supercomputer into a single-user package（将 Cray 级超级计算机装进单用户系统）. COMPCON, IEEE 452–456 (March).
  13. Miura, K., Uchida, K., 1983. FACOM vector processing system: VP100/200（FACOM 向量处理系统：VP100/200）. In: Proc. NATO Advanced Research Workshop on High-Speed Computing. June 20–22, 1983, Julich, Kernforschungsanlage, Federal Republic of Germany; also in K. Hwang, ed., Superprocessors: Design and applications, IEEE (August), 1984, 59–73.
  14. Moore, B., Padegs, A., Smith, R., Bucholz, W., 1987. Concepts of the System/370 vector architecture（System/370 向量体系结构的概念）. In: Proc. 14th Int’l. Symposium on Computer Architecture, June 3–6, 1987, Pittsburgh, Penn, pp. 282–292.
  15. Padua, D., Wolfe, M., 1986. Advanced compiler optimizations for supercomputers（面向超级计算机的高级编译优化）. Comm. ACM 29 (12 (December)), 1184–1201.
  16. Russell, R.M., 1978. The Cray-1 processor system（Cray-1 处理器系统）. Comm. of the ACM 21 (1 (January)), 63–72.
  17. Schneck, P.B., 1987. Superprocessor Architecture（超级处理器体系结构）. Kluwer Academic Publishers, Norwell, Mass.
  18. Smith, B.J., 1981. Architecture and applications of the HEP multiprocessor system（HEP 多处理器系统的体系结构与应用）. Real-Time Signal Processing IV 298, 241–248. August.
  19. Sporer, M., Moss, F.H., Mathais, C.J., 1988. An introduction to the architecture of the Stellar Graphics supercomputer（Stellar Graphics 超级计算机体系结构简介）. COMPCON, IEEE 464 (March).
  20. Tanqueray, D., 2002. The Cray X1 and supercomputer road map（Cray X1 与超级计算机路线图）. In: Proc. 13th Daresbury Machine Evaluation Workshop, December 11–12, Cheshire, England.
  21. Vajapeyam, S., 1991. Instruction-level characterization of the Cray Y-MP processor（Cray Y-MP 处理器的指令级特征分析）. Ph.D. thesis, Computer Sciences Department, University of Wisconsin-Madison.
  22. Watanabe, T., 1987. Architecture and performance of the NEC supercomputer SX system（NEC SX 超级计算机系统的体系结构与性能）. Parallel Computing 5, 247–255.
  23. Watson, W.J., 1972. The TI ASC—a highly modular and flexible super processor architecture（TI ASC：高度模块化且灵活的超级处理器体系结构）. In: Proc. AFIPS Fall Joint Computer Conf, pp. 221–228.