# 参考文献
<!-- source: p0108 -->

1. Barroso, L., Hölzle, U., Ranganathan, P., 2019. *The Datacenter as a Computer: Designing Warehouse-Scale Machines*. Springer Nature.
2. Jouppi, N., Kurian, G., Li, S., Ma, P., Nagarajan, R., Nai, L., Patil, N., Subramanian, S., Swing, A., Towles, B. Young, C., Patterson, D. “TPU v4: An optically reconfigurable supercomputer for machine learning with hardware support for embeddings.” In *Proceedings of the 50th Annual International Symposium on Computer Architecture*. June 2023.
3. Norrie, T., Patil, N., Yoon, D.H., Kurian, G., Li, S., Laudon, J., Young, C., Jouppi, N., Patterson, D., 2021. The design process for Google’s training chips: TPU v2 and TPU v3. *IEEE Micro* 41 (2), 56–63.
4. Patterson, D., Gonzalez, J., Holzle, U., Le, Q., Liang, C., Munguia, L.-M., Rothchild, D., So, D., Texier, M., Dean, J., 2022. The carbon footprint of machine learning training will plateau, then shrink. *Computer* 55 (7), 18–28.
5. Patterson, D., Bennett, J., Bennett, M., Chelin, H., Harris, D., Hellar, J., Jones, W., Moron, K., Savani, P., Shepherd, R., Simar, R., Suskind, Z., Wallentowitz, S., 2025. Emebnch IOT 2.0 and DSP 1.0: Modern Embedded Computing Benchmarks. *IEEE Computer*. In press.